| Form PTO 1449 (Modified) | U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE | | | 207202US2 | | | SERIAL NO. NEW APPLICATION | | |
|---------------------------------------|--|--|----------------------------|-------------------------|------------------------|--------------|-----------------------------|--------------------|-------------|
| LIST OF REFERENCES CITED BY APPLICANT | | | APPLICANT Motoaki TANIZAWA | | | | | PT0 | |
| | | | | FILING DATE Herewith | | | GROUP | | % \ \& |
| | | | | U.S. PATENT DO | CUMENTS | | | | 103. |
| EXAMINER INITIAL | | DOCUMENT NUMBER | DATE | ı | NAME | CLASS | SUB CLASS | FILING IF APPRO | |
| | AA | | | | • | | | | |
| | AB | | | | | | | | |
| | AC | | | | | | | | |
| | AD | | | | | | | | |
| | AE | | | | | | | | |
| | AF | | | | | | | | |
| | AG | | | | | | | | |
| | АН | | | | | | | | |
| | Al | | | | | _ | | | |
| _ | AJ | | | | | | | | |
| | AK | | | | | _ | | | · · |
| | AL | | | | | ļ | | | |
| | AM | | | | | | | | |
| | AN | <u> </u> | | | | | | | |
| | | | FO | REIGN PATENT | OCUMENTS | | | | |
| | | DOCUMENT NUMBER | DATE COUNTRY | | TRANSLATION YES NO | | | | |
| | AO | 5-233592 | 9/10/93 | Japan (with Parti | al English Translation | 1) | | | Х |
| M. | AP | 6-119308 | 4/28/94 | Japan (with Parti | al English Translation | 1) | | | X |
| | AQ | | | | | | | | |
| | AR | | | | | | | | |
| | AS | | | | | | | | |
| | ΑT | | | | | | <u> </u> | | |
| | ΑU | | | | | | | | |
| | AV | | | | | | | | |
| | | OTHER REFE | RENCES (| ncluding Author | Title, Date, Pertine | nt Pages, e | tc.) | | - |
| 20 | AW | Man-Kuan VAI, et al., "Mo Transactions on Electron | | | | g Simulated | Annealing | Optimization | ", IEEE |
| 30 | AX | Takayasu SAKURAI, et al., "Fast Simulated Diffusion: An Optimization Algorithm for Multiminimum Problems and Its Application to MOSFET Model Parameter Extraction", IEEE Transactions on Computer-Aided Design, Vol. 11, No. 2, pp. 228-233, February 1992 | | | | | | | |
| Xi | AY | Rob A. RUTENBAR, "Simulated Annealing Algorithms: An Overview", IEEE Circuits and Devices Magazine, pp. 19-25, January 1989 | | | | | | | |
| | AZ | | | | | | | | - |
| xaminer | | Duin G | RAIS | | | Date Con | sidered | 12-2-0 | 14 |
| | | eference is considered, what considered. Include copy | | | | 609; Draw li | ne through | citation if not | in |